Daintree: ARM + RISC-V kernel in Zig

I thought I’d get this topic started by linking to my current hobby project, Daintree. It runs on ARM and RISC-V:

There’s not too much there yet; mainly awful hacky MMU setup, but also awful hacky PE32+ image creation for RISC-V (which LLVM currently doesn’t support natively).